In many physical experiments and applications with photomultiplier tubes (PMTs), high-speed pulse digitization is used extensively. The current pulse from a PMT has a rising time of several to a hundred nanoseconds. The current pulse shape can be used to obtain the pulse energy and discriminate between different particles. The conventional readout system with a PMT uses the discrete or integrated pulse-shaping circuits and analog-to-digital converter (ADC) boards that are based on the Nuclear Instrument Modules (NIMs) or VersaModule Eurocard (VME) system to implement the data acquisition function. In many applications, such as security instruments, there are only several PMTs used in the whole system, or in some distributed applications, long-distance analog cable with high-voltage power cable is not applicable due to the tremendous number of channels and enormous distributed space. In this paper, an integrated digitizer base is designed and interfaced with a Cs 2 LiYCl 6 (CLYC) scintillator with a PMT. The CLYC scintillator has the ability to realize the pulse shape discrimination (PSD) between the neutron and gamma rays. There is only one Category 5 cable needed for over 700-Mb/s transmission control protocol (TCP) data throughput and more than 10-W power. The boards of high voltage supply, current-sensitive preamplifier, 500-MSPS/12bit ADC, readout module based on ZYNQ system-on-chip (SoC), power over Ethernet, and user-interface circuits are stacked with board-to-board connectors. The gamma-ray energy resolution is ∼4.6% at 662 keV with a 20-µs pulse integral and PSD figure of merit (FOM) is ∼3.0 by using the totally recorded events of neutrons and gamma rays. This integrated digitizer base can also be interfaced with other detectors with a PMT.
PMTs are distributed in space, it is essential to make the pulse amplification and digitization near the PMT output [4] , [5] because the signal quality and timing resolution may be degraded due to the analog signal transmission in the long cable. For the Jinping neutrino experiment [6] , a total of 30 PMTs are utilized in the 1-ton prototype. The current pulse shape from a PMT can be used to discriminate between different particles, such as scintillation and Cherenkov lights in linear alkylbenzene [7] , neutron-gamma discrimination in liquid scintillators [8] , and alpha-gamma discrimination in LaBr 3 :Ce and LaCl 3 :Ce [9] . At the same time, the pulse energy can be obtained by the current pulse integral.
In recent years, the dual gamma-neutron detector based on the Cs 2 LiYCl 6 (CLYC:Ce 3+ ) scintillator [10] has attracted much attention and been developed in both scientific research [11] [12] [13] and in applications, such as radiationmonitoring devices [14] , [15] and imaging systems [16] . In this paper, an integrated digitizer base for PMTs is designed and deployed with a CLYC scintillator, though it can also be used in other types of detectors with PMTs. This design can realize energy spectroscopy display and pulse shape discrimination (PSD) simultaneously. This paper is organized as follows. Section II presents the design of the integrated PMT base, including hardware, firmware, and software design. Section III introduces a moderated 252 Cf source simulation based on Geant4 [17] [18] [19] and experiments with 252 Cf source and different gamma-ray sources. Section IV presents the results of experiments and analyzes the pulse shapes, linearity, energy resolution, and figure of merit (FOM). Finally, Section V makes a summary and proposes future work.
II. DESIGN OF INTEGRATED PMT BASE

A. Hardware Design
In this preliminary design of the integrated digitizer base for PMTs, the 500-MSPS/12-bit high-speed analog-to-digital converter (ADC) and high-speed current-sensitive preamplifier are used for the digitization of pulses with a few nanoseconds rising edge [20] . The ZYNQ system-on-chip (SoC) [21] is used due to its compact footprint, combination of field-programmable gate array (FPGA) and Advanced RISC Machine (ARM) processors, relatively low power consumption, and Gigabit Ethernet interface. Only a single Category-5 cable is needed for data link (more than 700-Mb/s TCP data throughput), synchronized timing (less than 50-ns jitter) 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. [22], and power (more than 10-W power can be delivered). Fig. 1 shows the actual object of this prototype design. The completely integrated digitizer base consists of a PMT socket, six basic circuit boards, ZYNQ readout module [23] , mechanical shell, and supporting studs. The boards of the high voltage supply, current-sensitive preamplifier and main amplifier, ADC subsystem, ZYNQ readout module carrier, power over Ethernet (POE) module, and user interface are stacked with screw pillars (brass threaded, hex standoff). The cylindrical mechanical shell is made out of aluminum alloy (diameter of 86 mm). The diameter of the six basic circuit boards is 64 mm. Fig. 2 depicts the system architecture. It contains the essential parts of the whole system and describes their connections. The PMT socket is used to adapt to the PMT, which is R6231-100 from Hamamatsu and coupled to the CLYC scintillator. The high-voltage board is designed to interface with the pins of the PMT with a dedicated socket. It provides the bias voltage of −680 V through a high-voltage generator module (Maxim 2000 V and 0.5 mA) from XPPOWER. The high voltage is tuned by a digital-to-analog converter (DAC). The PMT signal output from the anode of the PMT will be amplified and enters the 2:1 multiplexer switch. The ADC subsystem board contains a 500-MSPS 12-bit ISLA212P50, ultralow jitter oscillator CCHD-575, voltage-controlled oscillator (VCO) ADF4360-7, differential amplifier LMH6554 for ADC input driver, DAC AD5686 for input bias adjustment, and the associated low-noise power supply. The effective number of bits (ENOBs) of the ADC is 10.7 at 30 MHz measured by a standard sine wave according to the IEEE 1241-2000 standard. ZYNQ is a new all-programmable SoC architecture of a 7series 28-nm FPGA with dual-core processors from Xilinx [21] . The total double-data rate (DDR) synchronous dynamic random access memory (SDRAM) is 512 MB. The POE power management board contains the POE powered device (PD) controller Si3402 and the Ethernet Transformer FA2672. The maximum power allowed to supply by the POE board is more than 10 W according to the IEEE 802.3af standard. The user interface board is intended to handle the interaction, such as buttons and display module. A standalone microcontroller MKL05Z32VLF4 from NXP Semiconductors is used for critical slow control, human-machine interface, system thermal control, and calibration pulse generator. It supervises the operation condition of other boards, e.g., when the system is broken down, it can shut down the high-voltage supply and reset the ZYNQ readout module. Fig. 3 describes the efficiency of the POE PD and its output ripple. The POE PD efficiency is ∼80% when the output power is more than 5 W, and the ripple is less than 35 mV. According to our test, the total power consumption of the integrated digital PMT base is ∼5.6 W. Table I shows the distribution of power consumption. For the boards of ADC subsystem and ZYNQ readout module, the heat-sink cap is assembled and connected with the mechanical shell. The temperature of the ZYNQ chip is ∼50 • C, which is measured with the XADC [21] integrated into the ZYNQ chip. The noise performance is not affected by the effective cooling process.
The board of the current sensitive preamplifier is designed to amplify the current (∼μA) from the PMT and match the input scale of ADC. Fig. 4 shows the schematic of the PMT equivalent output and current sensitive preamplifier. The current-sensitive preamplifier corresponds to the transimpedance amplifier (TIA) [24] . The −3-dB bandwidth f −3 dB of the TIA is calculated as follows:
where GBP is the gain bandwidth product of the amplifier (1.6 GHz for OPA657), R F is the feedback resistor (transimpedance gain), and the feedback capacitor C F and the source capacitance C S are used for stability. C S is the sum of the input capacitance and is calculated in the following equation. C D is the output capacitance from the PMT. C CM (commonmode input capacitance) and C DIFF (differential-mode input capacitance) depend on the amplifier
The bandwidth of the output signal from the PMT is evaluated to be about 70 MHz by the fast Fourier transform (FFT) analysis. The averaged pulse and its power spectrum are shown in Fig. 5 . It is measured from the anode output of the PMT with an oscilloscope directly (WaveRunner 8408, coupled with dc 50 ).
f −3 dB should be more than 70 MHz by the requirement of the signal from the PMT, so R F is limited to be less than 1.373 k. In this design, R F is set to 1 k, and C F is set to 1.8 pF in order to make the TIA operate at high frequency [25] . Fig. 6 shows the PSpice simulation of the frequency response of the TIA.
B. Firmware Design
The development of the ZYNQ readout module includes two sections. One is the firmware design, which is developed by the hardware description language (HDL) for programmable logic (PL). The other section is the software, which is developed in a high-level language such as C or C++. The ZYNQ SoC chip in the ZYNQ readout module is the XC7Z020-CLG400, whose PL architecture is similar to the Artix-7 FPGA. The firmware design includes VCO, ADC, DAC configurations via serial peripheral interface (SPI), ADC data buffering, trigger, and other logical design. Fig. 7 illustrates the data processing flow from ADC to a processor system (PS). The IDDR primitive [26] in PL with SAME_EDGE_PIPELINED mode is used to deserialize the data stream from ADC with DDR low-voltage differential signaling (LVDS) interface. The 250-MHz clock from ADC enters the BUFG [26] and then drivers the IDDR and recovers the data. Furthermore, a 1:2 first-in first-out (FIFO) logic deserializes the data and provides a buffer for the ADC clock and global clock from PS. After being stamped with a header, the data stream with 64-bit width is written circularly into the "ring buffer" which consists of dual-port random access memory (RAM).
The global clock of 125 MHz is used to read data from the ring buffer and drive the threshold triggering logic, ping-pong logic, block RAM (BRAM), and so on. The high-performance (HP) port is used to transfer the data from PL to PS. According to the test of the bus rate of HP port [23] , in this design, the bandwidth of BRAM written (953.7 MB/s) is higher than a single HP port (848.4 ± 25.2 MB/s). The data in BRAM may be overwritten if it is not transferred into PS in time. As a result, ping-pong logic is designed to control two BRAMs and only one BRAM is enabled to be written when data package is valid. BRAM 1 is enabled at first and if it is written fully, AXI BRAM Controller 1 will be enabled and the data will be transferred from BRAM 1 to PS. Then, BRAM 1 is disabled and BRAM 2 will be enabled to be written. The integration time for one hit is 20 μs, that is, 10 000 samples are recorded per hit. The reason will be talked about in Section IV-B. The hit rate depends on the intensity of the radiation field. The maximum hit rate that our system supports is mainly limited by the bandwidth of Gigabit Ethernet and can be estimated as follows:
Maximum of the hit rate = K × Bandwidth of the Giga Ethernet ADC sampling speed×ADC res. × 1 Integration time .
(3)
The corrected parameter K is calculated as (4) . The maximum of hit rate supported is obtained as (5) , which can meet experiments in Section III. 
C. Software Design
The software design includes the development of the application program (client) in Embedded Linux running on the ZYNQ SoC and a program (remote server) running on Ubuntu Linux or another platform. File preparations of Embedded Linux can be found in [23] . Figs. 8 and 9 illustrate the flow diagram of the Embedded Linux application program and the Ubuntu program, respectively.
The application program running on Embedded Linux is designed as the client to establish the TCP/IP connection with the remote server. After establishment, the server will read the configuration file, which is from graphical user interface (GUI) settings. A GUI is designed for the user to set parameters including trigger threshold, length of waveform record, DAC tuning output, and pulse polarity.
After the client receives the configuration data completely from the server, triggering logic starts. Waveform data over the threshold will be buffered into BRAM 1 at first. When BRAM 1 is full (64-KB size), it will be disabled and BRAM 2 will be enabled. Then, central direct memory access (CDMA) will transfer BRAM 1 data from PL to PS. Finally, the buffer will be sent as a TCP/IP socket.
The remote server needs to wait for the whole 64-KB data to be received completely. The received data will be stored in text format. During the experiment, the average CPU usage is about 10%.
III. EXPERIMENT SETUP
In order to obtain both fast and thermal neutron signals, moderated and unmoderated 252 Cf source simulations based on Geant4 are compared. Fig. 10 shows the record of a CLYC scintillator (25.4 mm × 25.4 mm high) with 95% enrichment of 6 Li. Fig. 11 presents the geometrical model.
From the comparison of the CLYC response, it is known that 5-cm polyethylene (PE) can moderate part of fast neutrons, to meet our requirement on neutron-gamma discrimination.
Different gamma-ray sources ( 57 Co, 137 Cs, and 60 Co) and a moderated neutron source 252 Cf are used in experiments.
IV. ANALYSIS AND RESULTS
A. Pulse Shapes and Exponential Fitting
The baseline noise is defined as the root mean square (rms) of the baseline. A threshold of five times the baseline noise (∼7 mV) is set, and 46 000 events are recorded under the moderated 252 Cf source. Fig. 12 depicts the typical normalized gamma ray, neutron pulse, and noise shape. The signals are averaged separately to produce the standard pulses. The averaging process reduces the noise observed in the individual signals, making it easier to analyze them. The number of events used to make normalization and its ratio are also presented.
The characteristics of the neutron pulse and gammaray pulse exhibit significant differences due to their different scintillation mechanisms. The scintillation properties of CLYC have been studied in [27] [28] [29] , and four mechanisms are included: direct electron-hole capture (Ce 3+ ), binary V k -electron diffusion (V k ), self-trapped exciton (STE) emission, and core-valence luminescence (CVL).
The noise shape is the dark count from PMT. It is possible to make PSD between the neutron, gamma ray, and noise. Two integral gates in green are shown. The short integral gate Q S starts from the wave beginning and has a 100-ns length. The long integral gate Q L follows and has a 1000-ns length. The PSD ratio is defined as follows: Fig. 13 presents the PSD ratio distribution. Three kinds of pulse shapes shown in Fig. 12 are discriminated only by the PSD ratio. The thermal neutrons are detected from 6 Li(n, α)t reaction, and the fast neutrons from either the 35 Cl(n,p) 35 S or the 35 Cl(n, α) 32 P reaction. 6 Li has a thermal neutron capture cross section of 940 barns and a gamma equivalent energy (GEE) of 3.2 MeV approximately. Table III lists the fitting results of the decay of mean neutron and gammaray pulses. It also compares with those in [27] and [29] . The differences may be caused by different signal sampling rates or the Ce 3+ doping concentration [29] . Equation (7) is the fitting formula for gamma rays and (8) is for neutrons
y neutron = 0.40 e − t 599 +0.21 e − t 1339 +0.41 e − t 6173 . 
B. Energy Resolution and Linearity
The pulse integral is used to obtain the energy of the neutron and gamma ray. According to Table III and Fig. 14, the maximum decay in this work is STE, which is about Fig. 16 . Energy calibration by the linear fitting. 57 Co (19.2 ± 3.1)% at 122 keV means the energy resolution is 19.2% with 3.1% error of Gaussian Fitting when the 57 Co gamma-ray source is used. 6000 ns. We assume that the energy will be completely collected if the pulse integral is 20 μs (more than three times of STE decay). Fig. 15 depicts the ratio of energy collection at different pulse integrals. The energy resolution becomes better as lengthening the pulse integral. It is known that more than 90% of energy will be collected and the energy resolution will be better than 5% at 662 keV when the pulse integral is longer than 12 μs. Fig. 16 presents the results of energy resolution in different source experiments with 20-μs integration time. The energy calibration is done by the linear fitting, and the GEE of the thermal neutron is estimated to be ∼3180 keV. The correlation coefficient R 2 is better than 0.9999. The energy resolution is calculated and noted for every gamma-ray source.
C. Figure of Merit
The totally recorded events of neutrons and gamma rays are used to obtain the FOM. It is calculated by the following equation, where X and FWHM are the peak location and fullwidth at half-maximum of the Gaussian fitting, respectively. Fig. 17 depicts the PSD ratio distribution and Gaussian fitting curves in one dimension. The FOM is 3.00 ± 0.03
V. CONCLUSION
A. Summary
This integrated digitizer base is designed for various applications with PMTs coupled with different detectors. A single Category 5 cable is used for power supply and data transmission. The power consumption of the total system is ∼5.6 W. A 70-MHz bandwidth preamplifier, 500-MSPS 12-bit ADC board, and a readout module-based ZYNQ SoC are designed. In the firmware design, threshold triggering with a ring buffer is implemented, and two BRAMs controlled by ping-pong logic are deployed. In software design, the application program (client) on Embedded Linux and a program (remote server) running on Ubuntu Linux are designed for real-time data transmission and storage.
The integrated digitizer PMT base is tested with a CLYC scintillator. The CLYC responses on the moderated and unmoderated 252 Cf source are simulated. Gamma-ray sources and a moderated neutron source 252 Cf are employed in experiments.
The PSD method is used to discriminate between the neutron, gamma ray, and noise. The decay of the pulse shape of the normalized neutron and gamma ray is fitted by several exponentials. We assume that the total energy is collected by a pulse integral of 20 μs, which is more than three times the STE (∼6 μs). A 12-μs pulse integral can obtain more than 90% of the total energy, and the energy resolution is better than 5% at 662 keV. The linearity is better than 0.9999 from 122 keV to ∼3.2 MeV. For the totally recorded events of neutrons and gamma rays, the PSD FOM is ∼3.0 using the long integral gate divided by the sum of the long and short integral gates.
B. Future Work
In the future, the reasonable cost and power dissipation are on demand but the energy resolution and PSD FOM should be ensured at the same time. ADCs with different sampling speeds and amplitude resolution (such as 250 MSPS/16-Bit, 1 GSPS/12-Bit, etc.) will be used in this integrated digitizer base. The influences due to sampling speeds, resolution of ADC, the integral length on PSD FOM, and energy resolution will be analyzed.
In addition, this integrated digitizer base will also be interfaced with the liquid scintillator [30] with the dual R1250 PMTs from Hamamatsu. It is a neutron detector deployed in the China Jinping Underground Laboratory (CJPL) for the neutron background measurement.
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